收藏本站

DS2505
Match ROM [55H]
The Match ROM command, followed by a 64-bit ROM sequence, allows the bus master to address a
specific DS2505 on a multidrop bus. Only the DS2505 that exactly matches the 64-bit ROM sequence
will respond to the subsequent memory function command. All slaves that do not match the 64-bit ROM
sequence will wait for a reset pulse. This command can be used with a single or multiple devices on the
bus.
Skip ROM [CCH]
This command can save time in a single-drop bus system by allowing the bus master to access the
memory functions without providing the 64-bit ROM code. If more than one slave is present on the bus
and a read command is issued following the Skip ROM command, data collision will occur on the bus as
multiple slaves transmit simultaneously (open drain pulldowns will produce a wired-AND result).
Search ROM [F0H]
When a system is initially brought up, the bus master might not know the number of devices on the
1-Wire bus or their 64-bit ROM codes. The Search ROM command allows the bus master to use a
process of elimination to identify the 64-bit ROM codes of all slave devices on the bus. The ROM search
process is the repetition of a simple, three-step routine: read a bit, read the complement of the bit, then
write the desired value of that bit. The bus master performs this simple, three-step routine on each bit of
the ROM. After one complete pass, the bus master knows the contents of the ROM in one device. The
remaining number of devices and their ROM codes may be identified by additional passes. See Chapter 5
of the Book of DS19xx iButton Standards for a comprehensive discussion of a ROM search, including an
actual example.
1-Wire Signaling
The DS2505 requires strict protocols to ensure data integrity. The protocol consists of five types of
signaling on one line: Reset Sequence with Reset Pulse and Presence Pulse, Write 0, Write 1, Read Data
and Program Pulse. All these signals except presence pulse are initiated by the bus master. The
initialization sequence required to begin any communication with the DS2505 is shown in Figure 9. A
reset pulse followed by a presence pulse indicates the DS2505 is ready to accept a ROM command. The
bus master transmits (TX) a reset pulse (t RSTL , minimum 480 μs). The bus master then releases the line
and goes into receive mode (RX). The 1-Wire bus is pulled to a high state via the pullup resistor. After
detecting the rising edge on the data pin, the DS2505 waits (t PDH , 15-60 μs) and then transmits the
presence pulse (t PDL , 60-240 μs).
Read/Write Time Slots
The definitions of write and read time slots are illustrated in Figure 10. All time slots are initiated by the
master driving the data line low. The falling edge of the data line synchronizes the DS2505 to the master
by triggering a delay circuit in the DS2505. During write time slots, the delay circuit determines when
the DS2505 will sample the data line. For a read data time slot, if a “0” is to be transmitted, the delay
circuit determines how long the DS2505 will hold the data line low overriding the 1 generated by the
master. If the data bit is a “1”, the device will leave the read data time slot unchanged.
PROGRAM PULSE
To copy data from the 8-bit scratchpad to the EPROM Data or Status Memory, a program pulse of
12 volts is applied to the data line after the bus master has confirmed that the CRC for the current byte is
correct. During programming, the bus master controls the transition from a state where the data line is
idling high via the pullup resistor to a state where the data line is actively driven to a programming
voltage of 12 volts providing a minimum of 10 mA of current to the DS2505. This programming voltage
18 of 24
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
DS25LV02R+T&R IC OTP 1KBIT SOT23-5
DS2704G+T&R IC EEPROM 1.25KBIT 6TDFN
DS28CZ04G-4+T IC EEPROM 4KBIT 400KHZ 12TQFN
DS28DG02E-3C+T IC EEPROM 2KBIT 2MHZ 28TSSOP
DS28E04S-100+T IC EEPROM 4KBIT 16SOIC
DS28EC20+T IC EEPROM 20KBIT TO92-3
DS301X KWIK-CHG DESIGNATION STRIP SGL
DS3030W-100# IC NVSRAM 256KBIT 100NS 256BGA
相关代理商/技术参数
DS2505+TR 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:16Kb Add-Only Memory
DS2505010A6 制造商: 功能描述: 制造商:undefined 功能描述:
DS2505FRAB0 制造商:Thomas & Betts 功能描述:200A,REC,4P5W,MG,505,AB0,3P250/440
DS2505MP000 制造商:Thomas & Betts 功能描述:200A,PLG,4P5W,MG,505,3P250V
DS2505MRAB0 制造商:Thomas & Betts 功能描述:200A,NLT,4P5W,MG,505,AB0,3P250/440
DS2505P 功能描述:可擦除可编程ROM RoHS:否 制造商:Maxim Integrated 类型: 存储容量:1024 bit 组织:1 K x 1 接口类型: 工作电流:5 uA 编程电压: 工作电源电压:2.8 V to 6 V 最大工作温度:+ 85 C 安装风格:Through Hole 封装 / 箱体:TO-92
DS2505P/T&R 制造商:Maxim Integrated Products 功能描述:IC OTP 16KBIT 6TSOC
DS2505P/T&R 功能描述:可擦除可编程ROM RoHS:否 制造商:Maxim Integrated 类型: 存储容量:1024 bit 组织:1 K x 1 接口类型: 工作电流:5 uA 编程电压: 工作电源电压:2.8 V to 6 V 最大工作温度:+ 85 C 安装风格:Through Hole 封装 / 箱体:TO-92